You can keep up to 10 CVs here -- delete one you don't need.
You can keep up to 10 CVs here -- delete one you don't need.
You can keep up to 10 CVs here -- delete one you don't need.

Computer Organization Lab

B-Tech · Semester 3 — Logic circuit, ALU and memory design experiments using kits and simulators.

6 MonthsDuration 1Subject 5Chapters OnlineTests & result

Your roadmap · आपका रोडमैप

  1. 1
    Admission & first meetingप्रवेश और पहली मुलाकात

    Enquire at your nearest NDSS centre, meet the teacher, fix the batch time and get your study material.

  2. 2
    Work planकार्य योजना

    Step by step with your guide / trainer.

    Logic Gates and AddersCombinational CircuitsFlip-Flops, Registers and CountersALU DesignMemory and Simulation
  3. 3
    File, report & vivaफ़ाइल, रिपोर्ट और वाइवा

    Practical file / report checked, mock viva before the final one.

  4. 4
    Online tests & resultऑनलाइन टेस्ट और रिज़ल्ट

    Take the tests online; your marks and result show in your student login and at the centre.

Syllabus · पाठ्यक्रम

1 subject · 5 chapters · 18 topics

01Logic Gates and Adders 4 topics
  1. Verification of AND, OR, NOT, NAND, NOR, XOR gates
  2. Universal gate realisation
  3. Half adder and full adder
  4. 4-bit binary adder-subtractor
02Combinational Circuits 4 topics
  1. Multiplexer and demultiplexer
  2. Encoder and decoder
  3. Code converters (binary to Gray)
  4. Comparator
03Flip-Flops, Registers and Counters 3 topics
  1. SR, JK, D and T flip-flops
  2. Shift registers (SISO, SIPO, PISO, PIPO)
  3. Synchronous and asynchronous counters
04ALU Design 3 topics
  1. Design of 1-bit and 4-bit ALU
  2. Arithmetic and logic operation selection
  3. Status flags
05Memory and Simulation 4 topics
  1. Design of RAM using flip-flops / Logisim
  2. Memory read and write
  3. Booth's multiplier simulation
  4. Simple CPU data path in a simulator

About this course

You will be able to

  • Verify logic gates and build half adder, full adder and adder-subtractor circuits
  • Design multiplexers, demultiplexers, encoders and decoders on kits or Logisim
  • Build flip-flops, shift registers and counters and verify their truth tables
  • Design a simple 4-bit ALU and verify arithmetic and logic operations
  • Design a small RAM and simulate Booth's multiplication using a simulator

Who it is for

  • B.Tech Computer Science & Engineering, Information Technology students of Semester 3 (AKTU)
  • Students of other universities studying the same subject who want unit-wise coaching

What you need

  • Digital logic basics (Boolean algebra, gates)
  • Computer Organization and Architecture theory of the same semester
Online tests & result Practice and unit tests online; marks and result show in your student login and at the centre. Student login →

Questions

Which syllabus does the Computer Organization Lab course follow?

It follows the AKTU (Dr. A.P.J. Abdul Kalam Technical University, Lucknow) B.Tech syllabus for Computer Organization Lab. If your own university's syllabus differs, the centre follows your university syllabus.

Will this help in the university examination?

Yes. Teaching is unit-wise as per the AKTU scheme, with previous-year question practice, MCQ tests and doubt sessions before the semester exam.

Is hardware kit or software used?

Both: digital trainer kits with ICs (7400 series) and the Logisim simulator, as in AKTU labs.

Download the syllabus (PDF)

Tell us who you are — your copy is made with your name, and our counsellor can help you choose the right course and centre.

Want to join right away? Enquire now — our centre will call you.